NXP Semiconductors /LPC408x_7x /USB /PORTSEL

Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text

Interpret as PORTSEL

31 2827 2423 2019 1615 1211 87 43 0 0 0 0 0 0 0 0 00 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 (PORTU1)PORTSEL 0TMR_SCALE 0 (TMR_MODE)TMR_MODE 0 (TMR_EN)TMR_EN 0 (TMR_RST)TMR_RST 0RESERVED 0 (B_HNP_TRACK)B_HNP_TRACK 0 (A_HNP_TRACK)A_HNP_TRACK 0 (PU_REMOVED)PU_REMOVED 0RESERVED0TMR_CNT

PORTSEL=PORTU1

Description

USB Port Select. The USBPortSel register is identical to the OTGStCtrl register (see Section 15.8.6). In device-only operations only bits 0 and 1 of this register are used to control the routing of USB pins to Port 1 or Port 2.

Fields

PORTSEL

Selects which USB port the device controller signals are mapped to. Other values are reserved.

0 (PORTU1): The USB device controller signals are mapped to the U1 port: USB_CONNECT1, USB_UP_LED1, USB_D+1, USB_D-1.

3 (PORTU2): The USB device controller signals are mapped to the U2 port: USB_CONNECT2, USB_UP_LED2, USB_D+2, USB_D-2.

RESERVED

Reserved. Read value is undefined, only zero should be written.

TMR_SCALE

Timer scale selection. This field determines the duration of each timer count. 00: 10 ms (100 KHz) 01: 100 ms (10 KHz) 10: 1000 ms (1 KHz) 11: Reserved

TMR_MODE

Timer mode selection. 0: monoshot 1: free running

TMR_EN

Timer enable. When set, TMR_CNT increments. When cleared, TMR_CNT is reset to 0.

TMR_RST

Timer reset. Writing one to this bit resets TMR_CNT to 0. This provides a single bit control for the software to restart the timer when the timer is enabled.

RESERVED

Reserved. Read value is undefined, only zero should be written.

B_HNP_TRACK

Enable HNP tracking for B-device (peripheral), see Section 15.9. Hardware clears this bit when HNP_SUCCESS or HNP_FAILURE is set.

A_HNP_TRACK

Enable HNP tracking for A-device (host), see Section 15.9. Hardware clears this bit when HNP_SUCCESS or HNP_FAILURE is set.

PU_REMOVED

When the B-device changes its role from peripheral to host, software sets this bit when it removes the D+ pull-up, see Section 15.9. Hardware clears this bit when HNP_SUCCESS or HNP_FAILURE is set.

RESERVED

Reserved. Read value is undefined, only zero should be written.

TMR_CNT

Current timer count value.

Links

()